@MikePFrank https://t.co/jVhNjdwXlh Optimizing Early Decompute in Two Level Adiabatic Logic Circuits Y USHIODA, M KANEKO - IEICE Transactions on Fundamentals of Electronic '23 a large number of timing buffers for “decompute”... “early decompute” technique for fully pipelined …