著者
Yasushi Hibino Kazufumi Watanabe Ikuo Takeuchi
出版者
一般社団法人情報処理学会
雑誌
情処学論 (ISSN:18826652)
巻号頁・発行日
vol.13, no.2, pp.156-164, 1990-08-25
被引用文献数
3 or 0

This paper describes a 32-bit LISP processor chip developed for the AI workstation ELIS with the multiple programming paradigm language TAO. The objective of this microprocessor is to realize an S-expression machine that can match the speed of conventional machines for compiled code execution. Architectural features are a repetitive structure for VLSI implementation of the tagged architecture and a dedicated datapath for list manipulation. All the processor functions are realized on a single VLSI chip that uses a 2-micron CMOS process. ELIS supports not only LISP but also multiple programming paradigms. The ELIS interpreter has a higher performance than that of any other dedicated machine on the market.This paper describes a 32-bit LISP processor chip developed for the AI workstation ELIS with the multiple programming paradigm language TAO. The objective of this microprocessor is to realize an S-expression machine that can match the speed of conventional machines for compiled code execution. Architectural features are a repetitive structure for VLSI implementation of the tagged architecture and a dedicated datapath for list manipulation. All the processor functions are realized on a single VLSI chip that uses a 2-micron CMOS process. ELIS supports not only LISP but also multiple programming paradigms. The ELIS interpreter has a higher performance than that of any other dedicated machine on the market.

言及状況

Twitter (1 users, 1 posts, 0 favorites)

CiNii Articles - A 32-bit LISP Processor for the Al Workstation ELIS with a Multiple Programming Paradigm ... https://t.co/xx1nSJXg4s #CiNii

Wikipedia (1 pages, 1 posts, 1 contributors)

収集済み URL リスト