著者

杉野 晃洋 堀田 厚生

出版者

愛知工業大学

雑誌

愛知工業大学研究報告. B, 専門関係論文集 (ISSN:03870812)

巻号頁・発行日

vol.39, pp.29-36, 2004-03-31

---

The multi-cycle system and the pipelined architecture designed 32-bit CPU which used the MIPS architecture in order to study the design technique of CPU. It is made to implement in the product 'EP1S10F780C7ES' of the stratix series which is one of the highly efficient FPGA devices of ALTERA. The design of a multi-cycle system and a pipelined architecture was performed, and both performance comparison was performed. MIPS CPU of a multi-cycle system operated by 61.60MHz. MIPS CPU of a pipelined architecture operated by 42.90MHz. A general performance ratio is considered that an about 2.60-time performance ratio is obtained.