著者
Yoshiki YUNBE Masayuki MIYAMA Yoshio MATSUDA
出版者
The Institute of Electronics, Information and Communication Engineers
雑誌
IEICE TRANSACTIONS on Information and Systems (ISSN:09168532)
巻号頁・発行日
vol.E93-D, no.12, pp.3284-3293, 2010-12-01

This paper describes an affine motion estimation processor for real-time video segmentation. The processor estimates the dominant motion of a target region with affine parameters. The processor is based on the Pseudo-M-estimator algorithm. Introduction of an image division method and a binary weight method to the original algorithm reduces data traffic and hardware costs. A pixel sampling method is proposed that reduces the clock frequency by 50%. The pixel pipeline architecture and a frame overlap method double throughput. The processor was prototyped on an FPGA; its function and performance were subsequently verified. It was also implemented as an ASIC. The core size is 5.05.0 mm2 in 0.18 µm process, standard cell technology. The ASIC can accommodate a VGA 30 fps video with 120 MHz clock frequency.

言及状況

外部データベース (DOI)

はてなブックマーク (1 users, 2 posts)

A VGA 30 fps Affine Motion Model Estimation VLSI for Real-Time Video Segmentation
A VGA 30 fps Affine Motion Model Estimation VLSI for Real-Time Video Segmentation

収集済み URL リスト