- 著者
-
HUANG Min Li
LEE Jin
SETIAWAN Hendra
OCHI Hiroshi
PARK Sin-Chong
- 出版者
- The Institute of Electronics, Information and Communication Engineers
- 雑誌
- IEICE transactions on communications (ISSN:09168516)
- 巻号頁・発行日
- vol.93, no.4, pp.948-960, 2010-04-01
- 参考文献数
- 15
- 被引用文献数
-
1
2
With the growing demand for high-performance multimedia applications over wireless channels, we need to develop a Medium Access Control (MAC) system that supports high throughput and quality of service enhancements. This paper presents the standard analysis, design architecture and design issues leading to the implementation of an IEEE 802.11e based MAC system that supports MAC throughput of over 100Mbps. In order to meet the MAC layer timing constraints, a hardware/software co-design approach is adopted. The proposed MAC architecture is implemented on the Xilinx Virtex-II Pro Field-Programmable Gate Array (FPGA) (XC2VP70-5FF1704C) prototype, and connected to a host computer through an external Universal Serial Bus (USB) interface. The total FPGA resource utilization is 11, 508 out of 33, 088 (34%) available slices. The measured MAC throughput is 100.7Mbps and 109.2Mbps for voice and video access categories, transmitted at a data rate of 260Mbps based on IEEE 802.11n Physical Layer (PHY), using the contention-based hybrid coordination function channel access mechanism.